

INDEX

Symbols

-) 6-2, 6-9, 8-3, 10-1, 10-2, 10-3, 10-4
 - description, 2-3, 2-4
 - external master use 2-3
-)
 - 8-4
-), 6-1

Numerics

-)
 - A 6-8
- row address strobes (RAS 10-1
 - , A 6-8
 - , RAS 10-1
- address bus (A 2-3, 6-1, 6-8, 8-3, 10-3
- column address strobe (CAS 10-2
- data bus (D 2-4, 6-2, 6-9, 8-4, 10-4

A

- access errors 1-5
- ACR0, ACR1 4-3, 4-8
- address hold 8-8, 8-34
- address setup 8-8, 8-33
- addressing mode 1-8
- Addressing Modes
 - index sizing and scaling 1-8
 - program counter indirect 1-8
 - register indirect 1-8
- alternate master transfers 6-68, 10-41
- asynchronous acknowledge 6-27
- autovector 7-4, 7-5, 7-6, 7-10

B

- baud generator 11-5
- block mode 11-11, 11-18
- break condition 11-9
- burst page mode 10-32, 10-47, 10-54, 10-57
- burst transfer
 - fast page mode 10-20
 - normal mode 10-18
- burst transfers 6-8, 6-15, 6-74, 8-7, 8-14, 8-23, 10-44
- burst-inhibited transfer 6-21
- bus arbitration 10-30

- operation, 6-53
- protocol, 6-53, 6-61
- signals, 2-11
- bus error 6-51
- bus lock 7-9
- bus monitor 7-2, 7-15
- Bus Sizing 6-7
- bus sizing 8-7

C

- cache invalidation 4-3
- CACR 4-3, 4-6
- CCR 3-3
- character mode 11-11, 11-18
- chip select 0 8-8
- Chip Select Address Register (CSAR0-CSAR7) 8-28
- Chip-select 0 8-5
- Chip-select 1 8-5
- Chip-Select Control Register (CSCR0 - CSCR7) 8-31
- Chip-Select Control Register 0 (CSCR0) 6-85, 8-8
- Chip-Select Mask Register (CSMR0-CSMR7) 8-29
- chip-selects 7-16, 8-1
 - access permission 8-6
- alternate master operation, 8-21
- description 2-4
- programming model, 8-26
- Command
 - format, 14-10
 - Sequence Diagram 14-10
 - sequence diagram 14-9

D

- Data
 - Registers 14-12, 14-26
- data formats of the ColdFire architecture and also provides extended support for all the data formats of the M68000 family. Th 1-8
- data transfer
 - alternate master, 6-68
 - asynchronous acknowledge write, 6-30
 - asynchronous-acknowledge 6-27
 - bursting read 6-32
 - bursting word-read, 6-15, 6-17
 - bursting write 6-35

- bursting write, 6-18
- burst-inhibited read, 6-21, 6-39
- burst-inhibited write 6-42
- longword-read 6-11
- longword-write 8-9
- operation, 6-6
- word-write 6-14
- debug interrupt 14-36
- debug module
 - BDM connector 14-38
 - breakpoint 14-35
 - command set, 14-7
 - CPU32 functionality 14-4
 - processor status, 14-2
 - programming model, 14-27
 - real-time debug 14-27
 - serial interface, 14-6
 - signals, 2-16
- Default Memory 8-40
- default memory 8-37
- Default Memory Control Register (DMCR) 8-37
- double bus fault 6-5
- DRAM
 - access permissions, 10-7
 - alternate master use 10-40, 10-50, 10-60
 - burst page mode 10-47
 - burst page mode, 10-32, 10-54
 - bus arbitration, 10-30
 - fast page mode 10-50, 10-54, 10-56, 10-57
 - fast page mode operation, 10-20
 - initialization 10-61
 - limitations 10-50
 - normal mode 10-54
 - normal mode operation 10-15
 - normal mode, 10-41, 10-44
 - page hit, 10-23, 10-25
 - page miss, 10-27
 - programming model 10-51
 - refresh operation, 10-38
 - signals, 2-13
- DRAM Controller Address Registers (DCAR0-1) 10-58
- DRAM Controller Control Register (DCCR0-1) 10-60
- DRAM Controller Mask Register (DCMR0-1) 10-59
- DRAM Controller Refresh Register (DCRR) 10-51
- DRAM Controller Timing Register (DCTR) 10-52

E

- EDO DRAM 10-35, 10-53, 10-56, 10-57
- exceptions
 - access errors, 1-5
 - bus, 6-5
- external bus master 6-53

F

- fast page mode 10-20, 10-27, 10-50, 10-54, 10-56, 10-57
- FIFO stack 11-11
- fill buffer 4-1

H

- halt 14-5

I

- implicit ownership state 6-60
- index sizing, index scaling, program counter indirect, register indirect 1-8
- Instructions
 - STOP 1-5
 - TRAP 1-5
- internal reset 6-81, 6-84
- interrupt acknowledge cycles 6-47, 6-48, 11-16
- Interrupt Control Register (ICR) 7-9
- interrupt exception 6-47
- Interrupt Mask Register (IMR) 7-11
- interrupt masking 6-47
- interrupt signals 2-7
- Interrupt-Pending Register (IPR) 7-12
- interrupts 1-5
 - external, 7-4, 7-6
 - handling 11-33
 - M-BUS 7-5
 - requests (UART) 11-3
 - software watchdog 7-5
 - software watchdog, 7-3
 - spurious, 7-2
 - timer 7-5
 - UART, 7-5

J

- JTAG
 - boundary-scan register, 15-6
 - BYPASS instruction, 15-5
 - CLAMP instruction 15-5
 - HIGHZ instruction, 15-4
 - IDCODE instruction, 15-4
 - IDcode register, 15-5
 - SAMPLE/PRELOAD instruction 15-4
 - signals, 2-18

L

- logical address space 1-8

looping modes 11-12
 low-power stop mode 1-5

M

MADR 12-6
 master reset 6-81, 6-82, 10-4, 10-5
 MBAR 7-1, 7-7, 10-62
 MBCR 12-8
 MBDR 12-11
 MBSR 12-9
 M-Bus
 address register 12-6
 arbitration lost 12-15
 arbitration procedure 12-4
 clock stretching 12-5
 clock synchronization 12-5
 control register 12-8
 data I/O register 12-11
 data transfer 12-4
 frequency divider register 12-6
 generation of repeated START 12-14
 generation of START 12-11
 generation of STOP 12-14
 handshaking 12-5
 initialization sequence 12-11
 post-transfer software 12-12
 programming examples 12-11
 programming model 12-6
 protocol 12-3
 repeated START signal 12-4
 slave address transmission 12-3
 slave mode 12-15
 START signal 12-3
 status register 12-9
 STOP signal 12-4
 system configuration 12-2

M-bus
 interrupts, 7-5
 signals, 2-16

MC68040V
 low-power stop mode 1-5
 MC68EC040V
 low-power stop mode 1-5
 MFDR 12-6
 multidrop mode 11-14, 11-18

N

normal mode 10-15, 10-41, 10-44, 10-54
 normal reset 6-81, 6-83, 10-5

O

operand size 1-8
 operation 6-8
 overrun 11-12, 11-18, 11-22

P

parallel port
 signals, 2-16, 7-16
 Pin Assignment Register (PAR) 7-16
 port size 6-7, 8-7, 8-33
 power dissipation 5-4
 power management 5-4
 privilege modes 1-5
 Processing States
 normal, exception, halted 1-4
 processing states
 exception, 1-4
 halted 1-5
 normal, 1-4
 stopped 1-5
 processor 1-4
 PROGRAMMING 1-5
 programming model 1-5, 3-2
 cache, 4-5
 chip-selects, 8-26
 debug model, 14-27
 DRAM 10-51
 parallel port, 9-1
 supervisor 1-7
 UART, 11-16
 user 1-7

R

RAMBAR 5-2
 Read
 Memory Location Command 14-9
 real-time trace 14-1
 refresh rate 10-38, 10-52, 10-56
 Registers
 address registers 1-7
 condition code register 1-7
 index registers 1-7
 program counter 1-7
 stack pointer 1-7
 Status Register (SR)
 S-bit 1-5
 vector base register 1-7
 reset
 cache, 4-4
 operation 6-81
 operation, 10-4

RSTI pin 6-83, 14-5
RSTI pin, 2-12, 6-82
RSTO pin 2-13, 6-82, 6-83, 6-84
Reset Status Register (RSR) 7-13
reset, description, 2-12

S

SIM Configuration Register (SIMR) 7-9
Software Watchdog Interrupt Vector Register (SWIVR) 7-15
Software Watchdog Service Register (SWSR) 7-16
software watchdog timer 6-84, 7-3, 7-7, 7-15
Special Modes of Operation
 low-power stop mode 1-5
spurious interrupts 7-2
SR 3-4
supervisor programming model 1-6
System Protection Control Register (SYPCR) 7-2, 7-14
system reset 7-2

T

three-wire mode 6-61
timer 11-3
 interrupts, 7-5
Timer Capture Register (TCR) 13-5
Timer Counter (TCN) 13-5
Timer Event Register (TER) 13-6
Timer Mode Register (TMR) 13-4
timer module 13-1
 block diagram 13-2
 general-purpose timer units 13-2
Timer Reference Register (TRR) 13-5
two-wire mode 6-53

U

UART
 bus operation, 11-16
 interrupt acknowledge cycles, 11-16
 interrupts, 7-5
 programming model 11-16
 signals, 2-15
UART Auxiliary Control Register (UACR) 11-29
UART Clock-Select Register (UCSR) 11-24
UART Command Register (UCR) 11-24
UART command register (UCR) 11-6, 11-9
UART Input Port Change Register (UIPCR) 11-28
UART Input Port Register (UIP) 11-32
UART Interrupt Mask Register (UIMR) 11-30
UART Interrupt Status Register (UISR) 11-29
UART Interrupt Vector Register (UIVR) 11-31

UART Mode Register 1 (UMR1) 11-17
UART Mode Register 2 (UMR2) 11-19
UART module
 I/O driver routines 11-33
 initialization routines 11-33
 timer upper preload registers 11-31
 timer/counter 11-3
 valid start bit 11-9
UART Output Port Data Register (UOP0-1) 11-32
UART Receive Buffer (URB) 11-28
UART Status Register (USR) 11-21
UART Transmitter Buffer (UTB) 11-28
UBG1, 2 11-31
user programming model 1-6

V

VBR 3-5

W

write enables 2-5, 7-16, 8-1
 encoding, 8-2